Sign in
Hardware, gate by gate

Learn the machine.
One gate at a time.

Interactive lessons from a single transistor to a full processor. Read for a minute, then prove it in the browser.

Start learningTry a problem
Free, no card, your progress saves.
live · click a wire
out
0
How Career Tracks workLive example · AMD SoC Design Engineer

Every skill from the actual job posting, turned into a learning path.

We pull real job descriptions from chip companies, mine every listed skill, and map each one to a topic and a set of problems. No filler chapters, no generic curriculum. If the JD says it, the track teaches it.

Real job posting

SoC Design Engineer

AMD · Markham, ON · Full-time · $128K–$192K

Required skills
  • Lint clean-up on RTL blocks and subsystems
  • CDC analysis and resolution across clock domains
  • AMBA family experience: AXI, AHB, APB
  • Ethernet and high-speed serial (SerDes) datapaths
  • TCL / Makefile / Perl flow scripting
  • + 12 more requirements
1:1 mapping
Your learning path

SoC Design Engineer

4 milestones
  1. 1
    Lint clean-up
    M2 · SIGNOFFTopic + problems
  2. 2
    CDC analysis and resolution
    M2 · SIGNOFFTopic + problems
  3. 3
    AMBA family: AXI, AHB, APB
    M3 · SOC INTEGRATIONTopic + problems
  4. 4
    Ethernet & digital comms standards
    M4 · NETWORKINGTopic + problems
  5. 5
    TCL / Makefile / Perl scripting
    M2 · SIGNOFFTopic + problems
  6. + 13 more topics across 4 milestones
100%
Skills mapped
0
Filler chapters
1:1
Skill → Topic
See the full AMD SoC track
Career Tracks

Pick a role. Follow the path.

Real JDs from AMD, onsemi, Marvell and NXP, every listed skill turned into a milestone.

All tracks
AMD

SoC Design Engineer

Markham $128K–$192K
  1. M1
  2. M2
  3. M3
  4. M4
0 / 17 topicsView path
AMD

RTL Design Engineer, PCIe Subsystem

Markham / Vancouver $155K–$233K
  1. M1
  2. M2
  3. M3
  4. M4
0 / 18 topicsView path
AMD

SoC CAD / EDA Engineer

Markham $155K–$233K
  1. M1
  2. M2
  3. M3
  4. M4
0 / 17 topicsView path
onsemi

Digital IC Designer

Waterloo $77K–$115K
  1. M1
  2. M2
  3. M3
  4. M4
0 / 21 topicsView path
Marvell

Design Verification Engineer Intern

Ottawa $32–43 / hr
  1. M1
  2. M2
  3. M3
0 / 13 topicsView path
NXP

Digital Verification Engineer Intern

Kanata Intern
  1. M1
  2. M2
0 / 10 topicsView path
Get the drop

Be first when we ship the big stuff.

New tracks, new problems, live interview drills. Share your email and we’ll ping you only when we launch something worth your time. No spam, ever.

Zero spam. Unsubscribe with one click.

The journey

From a single transistor to your own CPU.

Each node unlocks the next. No prerequisites — start where you are.

  1. Transistor
    start
  2. Logic Gates
    week 1
  3. Adders
    week 2
  4. Registers
    week 3
  5. ALU
    week 4
  6. CPU
    capstone

Runs in the browser

JavaScript, Python and Verilog compile and grade locally. Nothing to install.

Every module ends with a check

Real testbenches, waveforms, verdicts. You know when it works.

Progress you can feel

Streaks, XP and a global leaderboard. Small wins compound.

Ready when you are

Solve one problem today.
See where it takes you.

Browse courses